Verification Series

Logical Specification and Optimal Synthesis of Robust Controllers and Runtime Enforcement Shields

27th February 2020, 14:00 add to calender
Paritosh Pandya
Tata Institute of Fundamental Research, Mumbai